

# **SUBSTITUTE SPECIFICATION**

TITLE:

A UNIT FOR AND METHOD OF VIDEO SIGNAL ENHANCEMENT

AND IMAGE DISPLAY APPARATUS PROVIDED WITH SUCH A

VIDEO SIGNAL ENHANCEMENT UNIT

INVENTOR(S):

ERIC P. FUNKE

SERIAL NO.:

10/086,880

ATTY. DOCKET NO.:

PHNL 010140

10

15

20

A UNIT FOR AND METHOD OF VIDEO SIGNAL ENHANCEMENT AND IMAGE DISPLAY
APPARATUS PROVIDED WITH SUCH A VIDEO SIGNAL ENHANCEMENT UNIT

## BACKGROUND OF THE INVENTION

Field Of The Invention

[0001] The invention relates to a video signal enhancement unit comprising:

5 [0002] a pixel counter for generating a count of pixels representative of the number of pixels that occur within a predetermined period of time and which have video signal levels that are higher than a predetermined video level, and

[0003] a processing unit for modifying contrast of the video signal in dependence on the count of pixels.

[0004] The invention further relates to an image display apparatus provided with:

[0005] receiving means for receiving a video signal;

[0006] a display device for displaying images represented by the video signal; and

[0007] a video signal enhancement unit comprising:

[0008] a pixel counter for generating a count of pixels representative of the number of pixels that occur within a predetermined period of time and which have video signal levels that are higher than a predetermined video level, and

[0009] a processing unit for modifying contrast of the video signal in dependence on the pixel count.

- [0010] The invention further relates to a method of video signal enhancement comprising:
- [0011] generating a count of pixels representative of the number of pixels that occur within a predetermined period of time and which have video signal levels that are higher than a predetermined video level; and
- [0012] modifying contrast of the video signal in dependence on the count of pixels.
- 10 Description Of The Related Art
  - [0013] A unit of the kind described in the opening paragraph is known from U.S. Patent 5,422,680.
- [0014] In this unit, the amplitude range of the picture signal can be divided into a number of histogram segments, whereafter, it is determined, by means of a measurement per histogram segment, how often a pixel value, or how long the picture signal, occurs with an amplitude in the relevant histogram segment. Subsequently, the picture signal is processed by a non-linear unit having a transfer characteristic based on the integral of the histogram, i.e., per histogram segment, the picture signal is amplified by a factor which depends on the contents of the relevant measured histogram
  - [0015] A drawback of the unit is that it requires relatively many elements per histogram segment, i.e., pixels, in order to determine an accurate transfer characteristic. This results in a

segment.

25

5

10

15

20

25

delay of at least one field. Other disadvantages of this unit are its complexity and its costs. Analyzing the video signal, storing several intermediate results, i.e., a histogram, and calculating a transfer characteristic based on the histogram, requires relatively many components.

## SUMMARY OF THE INVENTION

[0016] It is a first object of the invention to provide a video signal enhancement unit of the kind described in the opening paragraph that has a relatively fast time response.

[0017] It is a second object of the invention to provide an image display apparatus comprising such a video signal enhancement unit.

[0018] It is a third object of the invention to provide a method of video signal enhancement of the kind described in the opening paragraph resulting in a relatively fast time response.

[0019] The first object of the invention is achieved in that the video signal enhancement unit is characterized in that instead of the predetermined period of time, a time period during which the count of pixels is determined, is a number of times shorter than one video field interval.

[0020] Because this period of time is relatively short, the pixel counter can already start to generate control pulses for contrast modification after having analyzed only a portion of a video field. The latency is less than one video field. The video

5

10

15

20

25

signal is taken to the desired level in a period of time that is hardly noticeable by the observer of the images, represented by the video signal. In the prior art, a longer period of time is used in order to have more data to control the processing, which might be more accurate. Another advantage of the video signal enhancement unit according to the invention, is that it can be made with relatively few components, e.g., standard components like an EPLD (Erasable Programmable Logic Device).

[0021] An embodiment of the video signal enhancement unit according to the invention comprise:

a contrast counter for providing a control input for the processing unit, and for storing a contrast count that is decreased each time the count of pixels exceeds a predefined threshold; and [0023] a trigger means, connected to the contrast counter, for generating a pulse, resulting in an increase of the contrast count. The contrast counter is a kind of integrator that [0024] stabilizes the contrast modifications to be applied. The current state of the video signal enhancement unit is based on results from previous analyses of pixel values and on previous contrast increase pulses. The transition to a next state is based on the current state and on the analyses of pixel values as performed in the last period of time, or on the most recent contrast increase pulse. In an embodiment of the video signal enhancement unit according to the invention, comprising a contrast counter and trigger means, the trigger means generates a pulse every video

5

10

15

20

25

field. The trigger means generates contrast increase pulses independent from the operation of the pixel counter. The result is that the two controls, i.e., pixel counter for contrast decrease and trigger means for contrast increase, are de-correlated. The trigger means generates contrast increase pulses synchronized with the displaying of video fields. The frequencies of displaying fields and generating contrast increase pulses are mutual equal. [0026] Another embodiment of the video signal enhancement unit according to the invention, is characterized in that the video signal enhancement unit further comprises a second pixel counter for generating a second count of pixels representative of a second number of pixels that have video signal levels that are higher than a second predetermined video level, and characterized in that the trigger means generates the pulse if the second count of pixels is less than a second predefined threshold. The generation of contrast increase pulses is then determined by the second pixel count. That means that the generation of contrast increase pulses is conditional. Typically, the second predetermined video level is less than the predetermined video level, e.g., 5-10% less. Based on comparing the second count of pixels with the second predefined threshold, it is decided whether a contrast increase pulse should be generated. The result is a kind of hysteresis in the function describing the control of the contrast based on the video signal levels, i.e., the contrast is decreased if the count of pixels is higher than the predetermined threshold, the contrast is increased

5

10

15

20

if the second count of pixels is less than the second predetermined threshold, and the contrast remains unchanged if it appears that no contrast change is required. An advantage of this embodiment according to the invention is that a relatively stable control of contrast is achieved. This is particular of interest in the case of interlaced video. In that case, it is possible that corresponding fields of one frame as received, differ in video signal level to such an extent that different amounts of contrast enhancement could be applied, causing a flicker. With this embodiment of the video signal enhancement unit according to the invention, the contrast of both fields of one frame will be enhanced substantially equal. [0027] An embodiment of the video signal enhancement unit according to the invention comprises, coupled to the contrast counter, a contrast comparator to limit the contrast count to a maximum contrast value. To prevent saturation of cathodes or blooming on Cathode Ray Tubes (CRTs) or even overloading of power supplies, the video signal should not be amplified too much. In the case of Plasma Display Panels (PDPs), a too much amplified video signal can result in clipping, i.e., pixels are displaying the maximum possible luminance value.

[0028] In an embodiment of the video signal enhancement unit according to the invention, the maximum contrast value is controllable. This embodiment comprises means for controlling the maximum amplification, i.e., contrast modification. It might be

5

10

15

that the various users of the video signal enhancement unit have different preferences concerning optimal video enhancement.

[0029] An embodiment of the video signal enhancement unit according to the invention comprises a contrast comparator that controls the trigger means to stop generating pulses when the contrast count has reached the controllable maximum contrast value. When the contrast count has reached that level, it is of no use to continue with generating pulses.

[0030] The second object of the invention is achieved in that the image display apparatus is provided with a video signal enhancement unit being characterized in that the period of time, during which the count of pixels is determined, is a number of times shorter than one video field interval.

[0031] The third object of the invention is achieved in that with the method of video signal enhancement the period of time, during which the count of pixels is determined, is a number of times shorter than one video field interval.

# BRIEF DESCRIPTION OF THE DRAWINGS

20 [0032] These and other aspects of the video signal enhancement unit and of the image display apparatus according to the invention will become apparent from and will be elucidated with reference to the implementations and embodiments described hereinafter, and with reference to the accompanying drawings, wherein:

10

15

20

25

[0033] Fig. 1 schematically shows an embodiment of the video signal enhancement unit;

[0034] Fig. 2 shows elements of an image display apparatus; and

[0035] Fig. 3 schematically shows another embodiment of the

5 video signal enhancement unit.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

gignal enhancement unit 100. The video signal enhancement unit 100 comprises a pixel counter 104 for generating a count of pixels representative of the number of pixels that have video signal levels higher than a predetermined video level, a processing unit 102 for modifying contrast of the video signal in dependence on the count of pixels, a contrast counter 112 for providing a control input for the processing unit 102, and for storing a contrast count that is decreased each time the count of pixels exceeds a predefined threshold, a trigger means 114 for generating a pulse in order to increase the contrast count, and a contrast comparator 116 for limiting the contrast count to a maximum contrast value.

[0037] The data flow through and control signals of the signal enhancement unit 100 are described below. The video signal enters the video signal enhancement unit 100 at the input connector 120. The processing unit 102 multiplies the incoming video signal with a gain that is linearly related to the contrast count 126, that is between 1 and a controllable maximum contrast value, CM. The

5

10

15

20

25

output of the video signal enhancement unit 100 is an enhanced video signal, i.e., with a modified contrast. The video signal enhancement unit 100 provides the output on the connector 122. The controllable maximum contrast value is stored in the contrast comparator 116, which can be optional, and can be adjusted via the input 118 of the contrast comparator 116. The video signal is analyzed by the pixel counter 104. The pixel counter 104 comprises a filter 106, an overflow detector 108 and an overflow counter 110. The filter 106 filters the video signal to extract only those parts from the video signal that represent valid pixels. The overflow detector 108 detects whether the value of the current pixel exceeds a predefined pixel level threshold,  $PL_{th}$ , and generates a pulse each time that this occurs. The overflow counter 110 counts the pulses generated by the overflow detector 108. The overflow counter 110 holds the count of pixels. When the count of pixels exceeds a preselected count of pixels threshold,  $CP_{th}$ , the overflow counter 110 resets and gives a contrast decrease pulse 124 to the contrast counter 112. The contrast counter 112 holds the value of the contrast count 128, CC, and provides this value to the contrast comparator 116. So, every P pixels, with P larger than the count of pixels threshold,  $CP_{th}$ , with a pixel value higher than the pixel level threshold,  $PL_{th}$ , the contrast count, CC, is decreased. In pseudo language, this can be expressed as:

if 
$$PL > PL_{th}$$
 then  $CP := CP+1;$  (1)

if 
$$CP > CP_{th}$$
 then {CC := CC-1;  $CP := 0$ ;} (2)

10

15

The trigger means 114 is arranged to generate a contrast increase pulse 130 at the beginning of every video field. To that end, the trigger means 114 receives a vertical synchronizing signal FS at input 134 of the video signal applied to input connector 120 This contrast increase pulse 130 is taken by the contrast counter 112, which adapts the contrast count 126 accordingly. In pseudo language, this can be expressed as:

[0038] if  $(t == t0+k*T_{field})$  then CC := CC+DeltaC; (3)

Note that the absolute value of the contrast increase caused by a contrast increase pulse 130 might differ from the absolute value of the contrast decrease caused by a contrast decrease pulse 124. In equation notation: DeltaC  $\neq$  1.

[0039] When the contrast comparator 116 detects that the contrast count 128 is at the level of the controllable maximum contrast value, CM, then the contrast comparator 116 controls the trigger means 114 to stop generating contrast increase pulses 130. This control is arranged via connection 132 between the contrast comparator 116 and the trigger means 114. Expression 3 should be rewritten as:

20 if (t ==  $t0+k*T_{field}$  && CC < CM) then CC := CC+DeltaC; (4) When the contrast count is below a predefined threshold, the contrast comparator 116 controls the trigger means 114 to again start generating increase pulses 130.

[0040] The dynamic behavior of the video signal enhancement unit 100, i.e., the process of contrast modification can be explained

with the following use-case. Suppose all pixels are below  $PL_h$ . Then the count of pixels will never exceed the count of pixels threshold,  $CP_{th}$ , and consequently the overflow counter 110 will never give a contrast decrease pulse 124 to the contrast counter 112. However, as long as the maximum contrast value is not yet 5 reached, every field,  $t=t0+k*T_{field}$ , the trigger means 114 generates a contrast increase pulse 130. The result is that the contrast of the video signal is enhanced. This process of increasing the contrast continues until the level of the video signal, i.e., pixel levels, start exceeding the pixel level threshold,  $PL_{th}$ . Then, the 10 overflow detector 108 starts generating pulses, and eventually, the overflow counter 110 will give contrast decrease pulses 124 to the contrast counter 112. At that moment, the video signal enhancement unit 100 reaches the equilibrium state, i.e., the contrast decrease pulses in one field match the contrast increase pulse per field. 15 Note that a contrast decrease pulse 124 will only be generated in case of overflow. It might be, e.g., in the case of a dark scene and a low maximum contrast value, that the pixel level threshold,  $PL_{th}$  is never exceeded.

20 [0041] Fig. 2 shows elements of an image display apparatus 200 according to the invention. The image display apparatus 200 has a receiving means 202 for receiving a video signal representing the images to be displayed. The signal may be a broadcast signal received via an antenna or cable, but may also be a signal from a storage device, like a VCR (Video Cassette Recorder) or DVD

5

10

15

20

25

(Digital Versatile Disk). The data may be conform to a digital standard, like DVI (Digital Visual Interface). The image display apparatus 200 further has a video signal enhancement unit 204 for processing the video signal, and a display device 206 for displaying the images represented by the processed video signal. The video signal enhancement unit 204 is implemented as described in Fig. 1.

enhancement unit shown in Fig. 1. In particular, instead of receiving the vertical synchronizing signal FS, the trigger means 114 receives a control signal from a second pixel counter 138 substantially similar to the pixel counter 104. The second pixel counter 138 receives the modified video signal on output 122, and generates a trigger signal for the trigger means each time that a second count of pixels, representative of a second number of pixels which have video signal levels higher than a second predetermined video level, is less than a second predefined threshold. This means that the generation of contrast increase pulses is conditional. The second predetermined video level is typically 5-10% less than the first predetermined video level.

[0043] It should be noted that the above-mentioned embodiments illustrate rather than limit the invention and that those skilled in the art will be able to design alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be constructed

5

as limiting the claim. The word 'comprising' does not exclude the presence of elements or steps not listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention can be implemented by means of hardware comprising several distinct elements and by means of a suitable programmed computer. In the apparatus claims enumerating several means, several of these means can be embodied by one and the same item of hardware.